

ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18

Stylesheet Version v18.0

Title of Invention

METHOD FOR SEPARATELY OPTIMIZING THIN GATE
DIELECTRIC OF PMOS AND NMOS TRANSISTORS WITHIN THE
SAME SEMICONDUCTOR CHIP AND DEVICE MANUFACTURED
THEREBY

Application Number :

10-605110

Confirmation Number:

First Named Applicant:

Anthony I-Chih Chou

Attorney Docket Number:

FIS920030228US1

Art Unit:

2825

Examiner:

Keshavan

Search string:

(6093661 or 6093661 or 6093661 or 6093661).pn

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass
BK	1	6093661	2000-07- 25	Trivedi, et al.			
BK	2	6417546	2002-07- 09	Trivedi, et al.			
BK	3	6541395	2003-04- 01	Trivedi, et al.			
BK	4	6451662	2002-09- 17	Chudzik, et al.			

US Published Applications

Note: Applicant is not required to submit a paper copy of cited US Published Applications

init	Cite.No.	Pub. No.	Date	Applicant	Kind	Class	Subclass
BK	1	20030082884	2003-05- 01	Faltermeier, et al.			
BK	2	20020130377	2002-09- 19	Khare, et al.			
BK	3	20030100155	2003-05- 29	Lim, et al.			
BK	4	20030027392	2003-02- 06	Gousev, et al.			

Signature

B. V. Keshavan

B. V. KESHAVAN

08/25/2004

Examiner Name

Date